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ABSTRACT
The existing compact models can reproduce the characteristics of MOSFETs in the
temperature range of −40oC to 125oC. Some applications require circuits to operate over
a wide temperature range consisting of temperatures below the specified range of existing
compact models, requiring wide temperature range compact models for the design of such
circuits. In order to develop wide temperature range compact models, fourteen different
geometries of n-channel and p-channel MOSFETs manufactured in a 0.18µm mixed-signal
process were electrically characterized over a temperature range of 40 K to 298 K. Electri-
cal characterization included ID-VG and ID-VD under different drain, body and gate biases
respectively. The effects of low-temperature operation on the performance of 0.18µm MOS-
FETs have been studied and discussed in terms of sub-threshold characteristics, threshold
voltage, the effect of the body bias and linearity of the device. As it is well understood, the
subthreshold slope, the threshold voltage, drive currents of the MOSFETs increase when
the temperature of the MOSFETs is lowered, which makes it advantageous to operate the
MOSFETs at low-temperatures. However the internal linearity (gm1/gm3) of the MOS-
FETs degrades as the temperature of the MOSFETs is lowered, and the performance of the
MOSFETs can be affected by the interface traps that exist in higher density close to con-
duction band and valence band energy levels, as the Fermi-level moves closer to bandgap
edges when MOSFETs are operated at cryogenic temperatures.
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I. INTRODUCTION
A. Historical background
It has been well known for the past forty years that the performance of the
CMOS devices can be improved by operating at low temperatures [2]. It has been ob-
served/demonstrated that when operated at low temperatures CMOS devices exhibit im-
proved carrier mobilities, drive currents, transconductances, sub-threshold slope, latch-up
immunity [3–9], transition frequencies [10], short-channel effects [5], and noise perfor-
mance [11]. Even though hot carrier degradation is a concern [5, 8, 12], the advantages of
low-temperature operation for CMOS devices has attracted significant attention in research
over the years. Several efforts [9,13–15] have been made to numerically model the effects of
low temperature operation in these devices. Some efforts [16–18] have focused on ways to
characterize and model the carrier mobilities in the MOSFET inversion layers for compact
modeling applications, while others have worked to develop methodologies for scaling the
devices and supplies for low temperature have been illustrated in [6–8, 19]. Improvements
in performance of CMOS devices and systems has also been demonstrated [3, 4, 19–22].
B. Motivation
In some applications the low-temperature environment can be naturally available, for
instance in deep space missions. The temperatures in NASA’s Europa Jupiter System Mis-
sion [23] are expected to lie in the range of 80 K to 135 K [24]. In some other applications
such as infrared sensors used for spectroscopy, the operation of read out circuits inside the
cryogenic system can significantly reduce the complexity of electronic signal processing
system [25], it also provides a potential opportunity to improve the performance infrared
imaging systems by increasing number of detectors in focal plane [26], signal processing
system can be integrated with detectors in the cryogenic system. In order to enable cir-
cuit designers to design CMOS electronic systems for the kind of applications mentioned
above, compact models of MOSFETs that can reproduce the characteristics of MOSFETs
across a wide temperature range with fidelity, are needed. There has not been any signifi-
cant effort to develop compact models for cryogenic temperatures before [27], certainly not
below freeze-out temperatures. The circuits operating below freeze-out temperatures are
typically developed in a ”quasi-empirical manner” [22]. For development of compact mod-
els different geometries of both p-channel and n-channel MOSFETs need to be electrically
characterized.
C. Extraction of MOSFET compact models
Compact models consist of simplified equations defined using a set of parameters. The
set of parameter consist of parameters that are local/specific to device with a certain geom-
etry for instance effective doping and parameters for describing short-geometries effects,
some parameters that capture the temperature dependence of the local parameters such a
mobility temperature dependence parameters and the other parameters capture the geome-
try dependence of local parameters. The MOSFET compact model extraction methodology
essentially consists of the following steps [28, 29]
1. Measurements of different geometries spanning different lengths for same
given width(typically a wide dimension) and different widths for same given
length(typically a long dimension) at different temperatures. This is is illustrated
by the Fig. 1.
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Fig. 1. Illustration of geometries used for extraction of global compact model
2. Extraction of local parameters for individual geometries for different temperatures.
3. Extraction of temperature scaling parameters for individual devices.
4. Extraction of a global scaling model by extracting width and length scaling parame-
ters from the individual geometries.
D. DC measurements for compact model extraction
The measurement routine for n-channel MOSFETs parameter extraction consists of
four essential measurements [28, 29]. The measurements are listed in Table I.
For p-channel MOSFETs also, the DC measurement routine involves similar measure-
ments, just that the polarity of the applied voltages is reversed.
1. p-channel MOSFETs measurements
Table II lists the fourteen 0.18µm p-channel MOSFETs electrically characterized at
different temperatures by performing the four measurements listed in Table I. As discussed
above and was shown in Fig. 1, five geometries have a large channel width with varying
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TABLE I. List of I-V measurements for extraction compact models
idvgl Measurement (I) ID vs VGS for VDS = 50 mV
VGS = 0 V to Vsup (maximum step size 50 mV)
VBS = 0 V to - Vsup (3 or more values)
idvgh Measurement (II) ID vs VGS for VD = Vsup
VGS = 0 V to Vsup (maximum step size 50 mV)
VBS = 0 V to - Vsup (3 or more values)
idvdl Measurement (III) ID vs VDS for VBS = 0
VBS = 0 V to Vsup (maximum step size 50 mV)
VGS = 0 V to Vsup (3 or more values)
igvgl Measurement (IV) IG and IB vs VGS for VBS = 0
VGS = -Vsup to Vsup (maximum step size 50 mV)
VBS = 0 V to Vsup (3 or more values)
lengths and five different geometries have a large channel length with varying widths were
characterized. A few small geometries are included in the list to verify the global model
after extraction.
TABLE II. List of p-channel MOSFETs
No W (µ) L (µ) Purpose
1 10 10 large-device
2 10 1 length-scaling
3 10 0.6 length-scaling
4 10 0.3 length-scaling
5 10 0.18 length-scaling
6 1 10 width-scaling
7 0.6 10 width-scaling
8 0.42 10 width-scaling
9 0.22 10 width-scaling
10 0.42 0.18 scaling verification
11 0.3 0.18 scaling verification
12 0.22 0.18 smallest-geometry
13 0.22 0.2 scaling verification
14 0.22 0.22 scaling verification
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2. n-channel MOSFETs measurements
Table III lists the fourteen 0.18µm n-channel MOSFETs electrically characterized at
different temperatures by performing the first four of the essential measurements. As dis-
cussed above and was shown in Fig. 1, five geometries have a large channel width with
varying lengths and five different geometries have a large channel length with varying
widths were characterized. A few small geometries are included in the list to verify the
global model after extraction. Applied voltages in the four essential measurements are
given below.
TABLE III. List of n-channel MOSFETs
No W (µ) L (µ) Purpose
1 10 10 large-device
2 10 2 length-scaling
3 10 1 length-scaling
4 10 0.6 length-scaling
5 10 0.25 length-scaling
6 10 0.18 length-scaling
7 1 10 width-scaling
8 0.6 10 width-scaling
9 0.42 10 width-scaling
10 0.22 10 width-scaling
11 0.42 0.18 scaling verification
12 0.3 0.18 scaling verification
13 0.22 0.18 smallest-geometry
14 0.22 0.2 scaling verification
E. Measurement apparatus and setup
DC current-voltage measurements were performed on different geometries of p-
channel and n-channel MOSFETs of fabricated in 0.18µm mixed signal high density CMOS
process. The measurements were performed using Agilent 4156C Semiconductor Parame-
ter Analyzer (SPA). Since several measurements were to be performed on one device at one
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temperature point, a perl script is used to automate the measurements. The perl script com-
municates with the SPA through a GPIB interface to control and direct the measurements.
The data are downloaded through a network interface. The perl automation script was also
used for processing the raw data. A diagram showing the setup is shown in Fig. 2
Fig. 2. Automated measurement setup
All I-V measurements were performed in double sweep mode i.e. the voltage being
swept goes from 0 V to +/-Vsup and rather than stopping the measurements at +/-Vsup it
returns to 0 V. The double sweep is employed to identify any hysteresis, as it would be an
indicator of self-heating in the device during the measurements.
To prevent the problems of gate oxide break-down encountered during low-
temperature measurements, for measurements idvgl and idvgh, the body-source bias (VBS)
applied to the devices is limited to +/-1.2 V instead of +/-Vsup and for igvgl measurements
gate-source voltage (VGS) sweep is performed from 0 V to -/+Vsup instead of +/-Vsup to
+/-Vsup.
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F. Equipments and methodologies for DUT temperature control
Electrical measurements described above were performed on all device geometries
listed in Tables II and III, at four different temperature points 298 K(room temperature),
233.15 K(-40oC), 133 K and 60 K. Some n-channel MOSFETs listed in Table III were
characterized at 40K as well. For cooling the DUTs to perform the measurements, the
following methods were explored and used
1. Magnetic Property Measurement System (MPMS)
The Magnetic Property Measurement System (MPMS) magnetometer from Quantum
Design, uses liquid helium to cool down a very narrow cylindrical space (diameter 8mm,
height 8cm), the precision in the temperature achieved by MPMS in the space of temper-
ature control is 0.01 K. The temperature range over which MPMS can be operated is 1.8
K to 400 K. In order to get the DUT in the system, a thin steel rod-assembly used with
MPMS was modified to attach a narrow PCB for mounting the DUT and 6 feedthroughs of
wrapping wire were added to it, as shown in Fig. 3
Fig. 3. Modified sample rod-assembly
7
The PCB attached to the end of the rod-assembly was designed with 32-through hole
contacts through which wrapping wires could be easily soldered and desoldered for getting
access to different devices on the chip. The diagram of the PCB is shown in the Fig. 4.
Fig. 4. Narrow printed circuit board for attaching at the end of the rod-assembly
2. Physical Property Measurement System (PPMS)
Physical Property Measurement System (PPMS) from Quantum Design can perform
variety of electrical measurements under different magnetic fields and temperature. Like
MPMS, PPMS also uses liquid Helium and it also has very good temperature control with
a precision of 0.01 K and a wide temperature operating range of 1.9 K to 400 K. PPMS has
twelve electrical feedthroughs, the feedthroughs connect to the pins, where sample puck
is mounted inside the PPMS temperature control chamber. For mounting the DUTs inside
PPMS temperature control chamber, the chip was packaged on a 44-pin PLCC package
which was mounted on a sample puck with a PLCC socket for 44-pin PLCC package.
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3. Liquid helium dewar
Another way to cool the samples is to put the sample inside a liquid helium dewar and
seal the dewar with a DUT temperature monitoring mechanism. The temperature of the
DUT is changed by utilizing the temperature gradient that exists above the liquid helium
level in a closed dewar. The DUT settles to the ambient temperature after the DUT is fixed
at a certain height over the liquid helium level inside the dewar. In order to perform mea-
surements with this procedure, a dipping probe is used to change the height of the sample
over the liquid helium in the dewar, the setup is shown in the Fig. 5 given below. The tem-
Fig. 5. Setup of the liquid helium dewar for measurement
perature at the location of DUT is measured using the Lakeshore Temperature Monitoring
System. Lakeshore temperature monitor measures I-V characteristics of a well calibrated
diode to determine the temperature of the diode, which assumes the ambient temperature.
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The accuracy of the Lakeshore temperature monitor is also 0.01 K. In order to ensure that
the temperature difference between the DUT and the diode is minimal, the temperature
measurement diode is mounted right underneath the 44-pin PLCC socket in the holder at
the end of the dipping probe. A diagram of the dipping probe is given below in Fig. 6.
Overall, temperature control with a very good accuracy can be achieved using this method.
Although unlike MPMS and PPMS, the temperature of the DUT with this method has to be
monitored and manually controlled by changing the height of the dipping probe inside the
dewar. However, in a closed liquid helium dewar, stable temperatures for reasonably long
durations can be achieved without much difficulty.
Fig. 6. Diagram of dipping probe used with liquid helium dewar
For electrical characterization of all fourteen p-channel MOSFETs, MPMS with mod-
ified rod-assembly was used, three geometries of n-channel MOSFETs were also charac-
10
terized using MPMS. The same three geometries and the remaining twelve geometries of
n-channel MOSFETs were characterized using the liquid Helium dewar method. PPMS was
not used for the measurements after it was noticed that the contact resistance was dominat-
ing the device resistance at temperatures 133 K and 60 K. It is likely that the difference in
thermal contraction in different materials may be resulting in bad contacts between sample
puck and its mount inside PPMS temperature control chamber.
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II. EXTRINSIC SEMICONDUCTORS AT LOW-TEMPERATURES
A. Extrinsic semiconductors
For a p-type silicon having dopant concentration NA, the carrier densities can be deter-
mined by the following relations, if the Fermi-level EF lies at least 3kT above the valence
band energy EV [30] as shown in the Fig. 7
Fig. 7. Bandgap of a p-type semiconductor
p = nie
Ei−EF
kT (1)
n = nie
EF−Ei
kT (2)
and in terms of the bulk potential φb which is defined as (Fig. 7)
φB = Ei−EF (3)
the equations (1) and (2) given above can be written as [31]
p = nie
φB
kT (4)
n = nie
−φB
kT (5)
All four equations given above assume the Boltzmann’s approximation. Ei is the intrinsic
Fermi-level and ni is the intrinsic carrier concentration given by the relation
ni =
√
NcNve
−Eg
2kT (6)
N−A =
NA
1+gAe
EA−EF
kT
≈ NA (7)
if,
gAe
EA−EF
kT  1
gA is the acceptor degeneracy factor which is typically assumed equal to four. Thus, if the
Fermi-level lies 3kT + log(gA) above the acceptor energy level EA, then [30]
N−A ≈ NA (8)
and
p = NA−ND (9)
Since, ND is usually small as compared to NA in most cases,
p≈ NA (10)
the bulk potential φb can be determined from the following relation [30, 31]
φb =
kT
q
log
NA
ni
(11)
However if the Fermi-level lies closer to the acceptor energy level, the Fermi-level EF has
to be determined by solving the charge-balance equation [1],
p = n+N−A (12)
or
nie
Ei−EF
kT = nie
EF−Ei
kT +
NA
1+gAe
EA−EF
kT
(13)
φb can then be determined from its definition. Above equation (13) is valid till the Boltz-
mann approximation is valid i.e. the Fermi-level determined from equation (13) lies 3kT
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above the valence band energy. If that is not the case the Fermi-level has to be determined
using the Fermi-Dirac statistics, the equation (13) then becomes
NvF1/2(ηv) = NcF1/2(ηc)+
NA
1+gAe
EA−EF
kT
(14)
F1/2(η) is the Fermi-Dirac integral determined as
F1/2(η) =
2√
pi
∫ ∞
0
√
εdε
1+ eε−η
, (15)
where ε= E−ECkT or ε=
EV−E
kT , ηc =
EF−EC
kT and ηv =
EV−EF
kT .
The equation (14) is valid across all temperatures and dopant concentrations, however
it is a very involved equation with temperature dependent functions, so it is not clear from
this equation, what happens to the carrier concentrations and the relative position of the
Fermi-level (from conduction band energy or valence band energy) when the temperature
varies? Equation (13) which is somewhat simple approximation of the equation (14), does
not provide much insight either.
1. Shockley graphs
The Shockley graphs provide an excellent graphical tool to see the effect of temper-
ature on the Fermi-level. Shockley graphs consist of plots of p + N+D and n + N
−
A (the
LHS and RHS of equation (12) respectively) plotted as function of Fermi-energy EF on a
log scale, the intersection of the two plots gives the Fermi-level on the x-axis [1]. Fig. 8
shows the Shockley graphs for 300 K, 135 K, 40 K for a p-type silicon semiconductor for
NA = 1016cm−3, ND = 0, EA−EV is arbitrarily set to 100me.V.
As seen in Fig. 8, the Fermi-level moves closer to the valence band enegy EV , and
it tends to approach a point midway EV and EA as temperature goes to zero(illustrated
14
Fig. 8. Shockley graph for p-type silicon NA = 1016cm−3, ND = 0 [1]
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by black curves in Fig. 8). The figure also illustrates the cause for the reduction in the
gap between EF and EV , on reducing the temperature the roll-off in hole concentration p
increases as it has an inverse exponential dependence on Temperature, therefore it intersects
the n+N−A curve closer to valence band. A similar analysis can easily be performed for n-
type semiconductor, the Fermi-level in that case will tend to move closer to conduction
band energy EC when the temperature is lowered.
It is clear from the above discussion that equation (12) will not be accurate in predict-
ing the bulk potential φb for lower-temperatures instead equation (14) needs to be used to
determine the Fermi-level EF and the bulk potential. However it is worth exploring if at
least equation (13) gives results comparable to (14). Fig. 9 compares the Fermi-energies
EF estimated by solving equations 14 and 13 for EF,Fermi−Dirac and EF,Boltzmann respectively,
for a p-type silicon semiconductor with NA = 1017cm−3, in the temperature range of 20 K
and 400 K. NA = 1017cm−3 was chosen because typical doping concentration in the channel
of MOSFETs is of that order.
Fig. 10 shows the difference in EF and EV normalized to kT as a function of tem-
perature, throughout the temperature range it is greater than 3kT. It is clear from both the
figures, that the Boltzmann approximation for estimating carrier concentrations is valid at
low-temperatures as well. This is a useful result, it implies the analysis and modeling of
the carrier concentrations in MOSFETs can be performed using familiar expressions such
as given in equations (1) and (2).
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Fig. 9. Comparison of EF estimated by using Fermi-Dirac and Boltzmann statistics for
carrier concentrations
Fig. 10. Difference between EF and EV normalized to kT
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III. MOSFETS AT LOW-TEMPERATURE
A MOS device in inversion can be analyzed and described using following two equa-
tions [31] Voltage balance
VGB =Vox +ψs +φms (16)
MOS charge-balance equation
QG = Qo +QB +QI (17)
ψs is the surface potential, Vox is the voltage drop across the oxide due to all charges
including the fixed oxide and interface trap charges (described by term Qo in equation (17)),
and φms is the gate-bulk workfunction. The relationship between voltage drop oxide and the
total charge on the gate is given by equation (18)
Fig. 11. Band diagram for a MOS device in depletion
QG =VoxCOX (18)
QB is the depletion charge and QI is the inversion charge, both of which are functions of ψs.
A. Surface potential equation
In order to establish a quantitative relation between the depletion charge (bulk charge)
and inversion charge (mobile carrier charge), the Poisson-Boltzmann equation (20) needs
to be solved [30, 31].
d2ψ
dx2
=−ρ(x)
εsi
=− q
εsi
(
p(x)−n(x)−N−A (x)
)
(19)
which can be written in another form
d2ψ
dx2
=− q
εsi
(
po(e
−ψ
φt −1)− po(e
ψ−2φB
φt −1)
)
(20)
Equation (20) given above can be solved analytically to get electric field ξx,s and chan-
nel charge QC as described by following expressions (depletion chargeQB + inversion
chargeQI) [30, 31].
ξx,s =
√
2qNA
εsi
√
φte−ψs/φt +ψs−φt + e−2φB/φt (φte(ψs−Vsb)/φt −ψs−φte−Vsb/φt ) (21)
QC =
√
2qNAεsi
√
φte−ψs/φt +ψs−φt + e−2φB/φt (φte(ψs−Vsb)/φt −ψs−φte−Vsb/φt ) (22)
using the above results and equation (16), a relationship between the gate voltage and sur-
face potential (ψs) can be derived as
VG = φms +ψs− Qo(ψs)Cox +
√
2qNAεsi
Cox
×
√
φte−ψs/φt +ψs−φt + e−2φB/φt (φte(ψs−Vsb)/φt −ψs−φte−Vsb/φt ) (23)
Equation (23) is also commonly known as the surface potential equation. In the derivation
of equation (22), it is assumed that all acceptor dopants in the bulk are fully ionized. How-
ever as the temperature of the device is lowered, the assumption of complete ionization may
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no longer be true. To account for incomplete ionization of the acceptor dopants in the bulk,
the Poisson-Boltzmann equation has to be modified.
Fig. 12. Band diagram for p-type semiconductor in inversion at low-temperature
As shown in Fig. 12, the acceptor energy level (EA) bends away from the Fermi-level
(EF ) due to bending of bands in depletion. As a result, the gap between acceptor energy
level (EA) and Fermi-level (EF ) increases (by an amount equal to qψ, ψ is the potential
inside the depletion). Equation (20) can easily be modified to include potential dependent
ionization of acceptor dopants [16]
d2ψ
dx2
=− q
εsi
(
po(T )e
−ψ
φt − po(T )e
ψ−2φB
φt − NA
1+αe−ψ/φt
)
(24)
where,
α= gAe
EA−EF
qφt (25)
po is the hole concentration in the neutral bulk which is not equal to NA at freeze-out tem-
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peratures [16], and it can be determined from equation (26)
po(T ) = NV (T )e
(EV−EF (T ))
qφt (26)
Equation (24) can be solved in the manner (20) is solved. The expressions for the
electric field (ξx,s) and the channel charge (QC) obtained by solving the modified Poisson-
Boltzmann’s equation are [16]
ξx,s =
√
2qpo(T )
εsi
×
√
φte−ψs/φt −φt +φt NApo(T ) ln
(
eψs/φt +α
1+α
)
+ e(−2φB−Vsb)/φt (φteψs/φt −φt) (27)
QC =
√
2qpo(T )εsi ×√
φte−ψs/φt −φt +φt NApo(T ) ln
(
eψs/φt +α
1+α
)
+ e(−2φB−Vsb)/φt (φteψs/φt −φt) (28)
and the surface potential equation can be rewritten as
VG = φms +ψs− Qo(ψs)Cox +
√
2qpo(T )εsi
Cox
×
√
φte−ψs/φt −φt +φt NApo(T ) ln
(
eψs/φt +α
1+α
)
+ e(−2φB−Vsb)/φt (φteψs/φt −φt) (29)
The equations (27), (28) and (29) are valid at all temperatures and they are useful for deter-
mining the conditions at the surface of the depletion region, but not much can be inferred
about the rest of the depletion region from those equations.
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B. Potentials, electric fields and charges in depletion and inversion at low-temperatures
To study the impact of temperature on a MOS device operation in more details, 1-D
Poisson-Botlzmann equation (24) including the effect of freeze-out of acceptor ions was
solved for a p-type MOS with NA = 1017. Figures given below show the potential, electric
fields, minority carrier charge, ionized acceptor ion concentration, total charge as functions
of depth in the depletion region at temperatures 60 K, 133 K, 233 K, 298 K, for same surface
potential ψs.
Fig. 13. Potential ψ in the depletion region as a function of depth X (cm), in weak inversion
Fig. 13, Fig. 14 and Fig. 15 show the variation of potential and the electric fields
with depth in the depletion region. Fig. 17 shows the ionized acceptor ion concentration
in depletion region, in most of the depletion region, there is no freeze-out of the acceptor
dopants. This can be deduced from Fig. 12 as well, because of the band bending the ac-
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Fig. 14. Electric field ξx in the depletion region as a function of depth X (cm), in weak
inversion
Fig. 15. Electric field ξx (V/cm) in the depletion region as a function of depth X (cm), in
strong inversion
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Fig. 16. Mobile minority carrier(electron) concentration n (cm−3) in the depletion region
as a function of depth X (cm), in strong inversion
Fig. 17. Ionized acceptor ion concentration n (cm−3) in the depletion region as a function
of depth X (cm)
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Fig. 18. Total charge concentration ρ/q (cm−3) in the depletion region as a function of
depth X (cm)
ceptor energy level bends away from the Fermi-level causing complete ionization of the
acceptor dopants. Fig. 16 shows the electron concentration in the depletion region and Fig.
18 shows charge density in the depletion region. The figures demonstrate that the potential
and fields inside the depletion region do not change significantly, the roll-off in concentra-
tion of electrons with depth in the depletion region becomes steeper as the temperature of
the MOS device is reduced.
C. Flat-band voltage
The flat-band voltage of a MOS system is given by the expression
VFB = φms− QFCox −
QIT (ψs = 0)
Cox
(30)
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where, QF can be estimated from the relation
QF =
∫ tox
0 xρ(x)dx
tox
(31)
On reducing the temperature of a MOS device, the gate-bulk workfunction (φms)
changes, fixed oxide charge QF does not change with temperature. The interface trap charge
at the flat-band |QIT (ψs = 0)| increases on reducing the temperature. The change in the
contribution of interface trap charge on reducing the temperature will be discussed in more
details in the section on inverse subthreshold slope.
For a MOS Device with a degenerately doped polysilicon gate, the change in the gate-
bulk workfunction (φms)≈ change in the Fermi-level in bulk of the device (Fig. 19). This is
because Fermi-level in a degenerately doped polysilicon gate does not change with chang-
ing temperature [32]. Overall, the flat-band voltage of a MOS device having n-type poly
gate and p-type bulk becomes more negative as the temperature of the device is reduced.
Fig. 19. Flat-band band diagram for MOS having n-type poly gate and p-type bulk
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D. Threshold voltage and the body effect
Threshold voltage of MOS device is usually defined as the gate voltage that results
in a surface potential of 2φB +Vsb, φB is the bulk potential and Vsb is the source-bulk
bias. On substituting 2φB +Vsb for ψs in equation (29), and since φte−(2φB+Vsb)/φt 
2φB +Vsb and e−2φB/φt (φte(ψs−Vsb)/φt −ψs−φte−Vsb/φt )≈ φt ,
VT H = φms +2φB +Vsb− Qo(ψs = (2φB +Vsb))Cox
+
√
2qpo(T )εsi
Cox
√
φt
NA
po(T )
ln
(
e(2φB+Vsb)/φt +α
1+α
)
(32)
or, for ψs close to 2φB +Vsb, eψs/φt  α, therefore φt(ln(eψs/φt +α)) = ψs.
VT H = φms +2φB +Vsb− Qo(ψs = (2φB +Vsb))Cox
+
√
2qNAεsi
Cox
√
2φB +Vsb−φt(ln(1+α)) (33)
φt ln(1 +α) < φt , until the Fermi-level reaches the acceptor energy level. Even for the
temperatures resulting in a Fermi-level existing between EV and EA, φt ln(1+α) = mφt , m
∼ 2-9, is small as compared to ψs(≈ 2φB +Vsb) therefore the threshold voltage expression
reduces to
VT H = φms +2φB +Vsb− Qo(ψs = (2φB +Vsb))Cox +
√
2qNAεsi
Cox
√
2φB +Vsb (34)
The expression given above is the same expression that is used for determining the threshold
voltage of MOS devices at room-temperature, another thing to note is that the body effect
coefficient γ does not get affected by the temperature. The above relation can be used
to analyze the impact of temperature on the threshold voltage of a MOS device. As the
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temperature of the device is lowered φms reduces by ∆φB the depletion potential surface
potential required for inversion increases by 2∆φB and the depletion charge term in the
threshold voltage equation (33) also increases by ≈ γ(√2φB +2∆φB−
√
2φB). Overall, the
threshold voltage increases by ∆φB + γ(
√
2φB +2∆φB−
√
2φB).
The bulk potential increases as the temperature of the device is reduced, therefore the
change in the threshold voltage due to the body effect γ(
√
2φB +Vsb−
√
2φB) reduces, this
implies that the body effect becomes less significant as the temperature of the device is
reduced.
1. Results from the measurements
Fig. 20 and Fig. 21 show the threshold voltages of different n-channel and p-channel
MOSFETs with varying temperature. The threshold voltages plotted in Fig. 20 and Fig.
21 were extracted using the extrapolation method described in [33]. The plots show the
increase in the threshold voltage as the temperature of the MOSFETs is reduced.
Fig. 22 and Fig. 23 show the plots of increase in threshold voltage due to source-bulk
bias of -/+ 1.2 V with temperature (∆VT H,n = VT H(VB = −1.2V ) - VT H(VB = 0V ) for n-
channel MOSFETs and ∆VT H,p = VT H(VB = 1.2) - VT H(VB = 0V ) for p-channel MOSFETs
respectively). The n-channel ∆VT H,n plot shows that the body effect decreases marginally
with reduction in temperature. For p-channel devices, ∆VT H,p increases at 60K, this may
be due to the fact the depletion region which becomes wider at lower temperatures extends
into the a region of higher doping, causing an increase in γ parameter.
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Fig. 20. Plot of VT H of n-channel MOSFETs vs Temperature [K] for Vsb = 0V obtained
from the data.
Fig. 21. Plot of -VT H of p-channel MOSFETs vs Temperature [K] Vsb = 0V obtained from
the data.
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Fig. 22. Plot of ∆VT H,n for n-channel MOSFETs vs Temperature [K] obtained from the
data.
Fig. 23. Plot of -∆VT H,p for p-channel MOSFETs vs Temperature [K] obtained from the
data.
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E. Inverse subthreshold slope
The current flowing in a MOSFET in subthreshold operation is primarily due to dif-
fusion of the carriers. The drift current is insignificant due to a small lateral electric field
in the channel. The diffusion current at any arbitrary point in the channel can be estimated
using equation (35) [31]
Idi f f (y) = µe f fφtWCox
δQI
δy
(35)
where the inversion charge QI can be computed from the relation [30]
QI =
√
εsiqNA
2(φt ln(eψs/φt +α)−φt ln(1+α))
φte(ψs−2φB−Vsb)/φt (36)
or.
QI ≈
√
εsiqNA
2ψs
φte(ψs−2φB−Vsb)/φt (37)
Substituting QI in equation (35) and integrating across the channel
Idi f f = µe f fφ2t
W
L
√
εsiqNA
2ψs
e(ψs−2φB)/φt (1− e
−VDS
φt ) (38)
and IDS ≈ Idi f f . The current in subthreshold has an exponential dependence on the surface
potential (equation (38)). The surface potential (ψs) varies almost linearly with gate voltage
in subthreshold [31]. This linear variation of surface potential with the gate voltage can be
captured in ID-VG curve using the inverse subthreshold slope S, which is defined as [30]
S =
(
d(log10IDS)
dVGS
)−1
(39)
From equation (38)
log10(IDS) =
ψs−2φB
2.3φt
− 1
2
log10(ψs)+ log10
(
µφ2t
W
L
√
2qεsiNA(1− e−VDS/φt )
)
(40)
31
Therefore, (
d(log10IDS)
dVGS
)
=
(
1
2.3φt
− 1
2.3ψs
)
dψs
dVGS
(41)
When ψs φt , (
d(log10IDS)
dVGS
)
≈ 1
2.3φt
dψs
dVGS
(42)
and from the capacitive divider circuit show in Fig. 24
dψs
dVGS
=
Cox
Cox +Csi
=
Cox
(Cdepl +Cinv +Cit)+Cox
(43)
In subthreshold, inversion charge capacitance (Cinv) is negligible as compared to the deple-
tion capacitance (Cdepl). Using equations (42) and (43), the inverse subthreshold slope S
can be expressed as
S =
2.3kT
q
(
1+
Cdepl +Cit
Cox
)
(44)
If the density of the interface traps is small, i.e., the interface trap capacitance is negligible as
compared to depletion capacitance, then the inverse subthreshold slope S can be estimated
by
S =
2.3kT
q
(
1+
Cdepl
Cox
)
(45)
To first order, the inverse subthreshold slope reduces linearly with temperature, if the inter-
face trap capacitance is ignored. This is because 1+Cdepl/Cox does not change significantly
on reducing the temperature of the device, even though Cdepl would decrease slightly due
to a reduced flat-band voltage. However the assumption that the capacitance due to the
interface traps is negligible at all temperatures should be carefully examined.
32
Fig. 24. Small-signal capacitance model of a MOS device in depletion
1. Interface-trap capacitance
The capacitance associated with interface traps is defined as
Cit =
−dQit
dψs
(46)
The interface traps at the interface of silicon and silicon dioxide are donor like below mid-
gap and acceptor like above the mid-gap [1,30,31,34]. If the Fermi-level lies below mid-gap
i.e. the surface potential is below φB, all acceptor like traps are neutral and the donor like
traps above the Fermi-level are ionized and the charge contributed by the interface traps
is positive. On the other hand if the Fermi-level lies above the mid-gap, all donor like
traps are neutral the acceptor like traps below the Fermi-level are ionized and the charge
contributed by the interface states is negative i.e. when the surface potential is more than
φB [1, 30, 31, 34], as shown in Fig. 25.
The relative movement of bands with respect to the Fermi-level results in the change
of charge contributed by the interface traps as shown in Fig. 26. In MOS devices the Fermi-
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Fig. 25. Illustration of interface-trap charge
Fig. 26. Change in interface-trap charge
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level is typically assumed to be constant, and thus, the relative change of intrinsic Fermi-
level (Ei) with respect to Fermi-level at the interface follows the change in the surface
potential (qψs). The change in the charge contributed by the interface traps is qdit(E =
EF(ψs))×dψs, where dit is the density of interface traps(e.V.−1cm−2) at a particular energy-
level in the bandgap. Using equation (46), the capacitance associated with interface traps
can be expressed as
Cit = q×dit(E = EF(ψs)) (47)
The typical distribution of the interface traps (dit) with respect to energy at the silicon and
gate oxide interface is shown in Fig. 27 [35–37]. The density of acceptor like states can be
highly non-uniform. For example some studies have reported a close to conduction band
(0.85 to 0.95 e.V. above valence band [35,37]) with dit of the order 1012 to 1013e.V.−1cm−2
[35] in that range. Kamgar et. al have observed that in large geometry devices with oxide
thicknesses below 6nm, the standard forming gas anneal may not be very effective due to
slow and limited diffusion of hydrogen through the thin gate oxides [38]. This can result in
fairly high concentration of interface traps at silicon gate-oxide interface.
At low temperatures, the Fermi-level scans through a wider range of energies in the
bandgap in weak inversion. The high density of interface traps that exists close to the
conduction band may be charged in weak inversion at low-temperatures. This is illustrated
in Fig. 28, Fig. 29 and Fig. 30. As a result, MOSFETs may show non-idealities in
the subthreshold characteristics such as increasing inverse subthreshold slope with the gate
bias.
To see the effect of interface traps, an n-channel MOSFET structure of 0.25um channel
35
Fig. 27. Distribution of acceptor like interface traps with energy (e.V.) in the bandgap
Fig. 28. The movement of Fermi-level in the bandgap at inversion surface potential (2φB)
due to reduction in temperature
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Fig. 29. Band bending at inversion surface potential (2φB) at room-temperature
Fig. 30. Band bending at inversion surface potential (2φB) at low-temperature
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length and oxide thickness of 3.85nm was simulated using Silvaco Atlas at 298 K and 80K.
The MOSFET structure has a uniform doping density of 2× 1017cm−3 and interface trap
distribution profile described a by step function (Fig. 31). Fig. 32 shows the simulation
Fig. 31. Step interface trap distribution profile
results at two different temperatures 298 K and 80 K, the interface traps do not seem to
have any effect on the subthreshold characteristics at 298 K. At 80 K however two distinct
slopes can be observed, the inverse subtheshold slope tends to increase due to increased
interface traps capacitance as the Fermi-level approaches the conduction band.
Fig. 33 shows the result for another Atlas simulation at 80 K for an interface trap
distribution profile having a shape similar to the one shown in Fig. 27 having a peak dit
of 5× 1011e.V.−1at the energy 0.95 e.V. above the valence band energy. The inverse sub-
threshold slope in this case increases when Fermi-level reaches the peak density energy
level and then reduces again.
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Fig. 32. IDS vs VGS simulation results from Atlas for a n-channel MOSFET at a) 298 K and
b) 80 K
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Fig. 33. IDS vs VGS simulation results from Atlas for a n-channel MOSFET at 80 K
2. Results from the measurements
Some geometries of both p-channel and n-channel devices have exhibited varying in-
verse subthreshold slopes with the gate bias at low temperatures. The non-idealities in the
subthreshold behavior of the devices were more significant at 60 K temperature. Fig. 34
and Fig. 35 show the IDS vs VGS for VDS=1.8 V data for 10ux180n and 10ux250n n-channel
MOSFETs at 60K.
Tables IV and V show the inverse subthreshold slopes obtained from the measured
data, for both n-channel and p-channel devices at different temperatures. The larger relative
spread in the inverse subthreshold slope for 60 K and 133 K as compared to 233 K and 298
K is potentially related to the effect of a higher density of interface states near conduction
band. Fig. 36 and Fig. 37 show the plot n-channel MOSFET and p-channel MOSFET
inverse subthreshold slopes (S) with temperature, respectively.
40
Fig. 34. 10ux180n n-channel MOSFET IDS vs VGS data for VDS=1.8 V at 60K
Fig. 35. 10ux250n n-channel MOSFET IDS vs VGS data for VDS=1.8 V at 60K
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TABLE IV. Inverse subthreshold slope S for different n-channel MOSFETs at different
Temperatures
Geometry 298 K (mV /dec) 233 K (mV /dec) 133 K (mV /dec) 60 K (mV /dec)
10ux10u 75.40 59.58 40.18 25.52
10ux2u 73.78 59.53 41.40 28.30
10ux1u 75.21 57.66 35.08 20.47
10ux600n 75.20 59.41 38.01 27.92
10ux250n 75.98 58.45 28.96 16.64
10ux220n 77.91 57.52 35.12 20.91
10ux180n 78.49 59.49 38.55 24.31
1ux10u 73.56 55.76 35.25 18.49
600nx10u 75.13 57.72 34.85 18.73
420nx10u 73.88 56.60 38.66 20.24
220nx10u 71.16 56.93 33.08 17.75
Fig. 36. Inverse subthreshold slopes of n-channel MOSFETs with temperature [K]
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TABLE V. Inverse subthreshold slope S for different p-channel MOSFETs at different Tem-
peratures
Geometry 298 K (mV /dec) 233 K (mV /dec) 133 K (mV /dec) 60 K (mV /dec)
10ux10u 83.88 65.70 45.41 30.46
10ux1u 80.31 62.29 39.25 32.03
10ux600n 77.60 63.29 39.77 29.47
10ux300n 79.12 61.54 37.64 22.94
10ux180n 81.97 63.75 44.40 28.63
600nx10u 78.90 65.18 38.30 24.46
420nx10u 78.42 60.58 36.65 22.98
220nx180n 80.07 64.55 40.84 23.74
Fig. 37. Inverse subthreshold slopes of p-channel MOSFETs with temperature [K]
43
IV. LINEARITY AND THE DRIVE CURRENTS OF MOSFETS AT LOW
TEMPERATURE
A. MOSFET saturation current
Under simplifying assumptions, the current in the MOSFET biased in saturation can
be expressed as the product of average channel inversion charge and drift velocity,
ID = µe f f ξy,e f f ×Qi,avg (48)
Fig. 38. Cross-section of MOSFET biased in saturation (a) pinched-off channel (b) aver-
aged representation of channel.
As shown in the Fig. 38 above, ψs is the surface potential at the source end of the
channel and ψs + ∆ is the surface potential where the channel gets pinched off. Usually this
point is close to the drain-end of the channel depending on how far the drain-bulk depletion
region penetrates into channel. Using the condition of pinch-off
∆=VG−VFB−ψs− γ√ψs (49)
The inversion charge at the source end of the channel
Qi,source =Cox(VG−VFB−ψS)−
√
2qεsiNA
√
ψs (50)
Qi,drain = 0, (in saturation) (51)
therefore
Qi,avg =
Cox(VG−VFB−ψS)−
√
2qεsiNA
√ψs
2
(52)
ξy,e f f =
∆
Le f f
=
VG−VFB−ψs− γ√ψs
Le f f
(53)
It is worth noting that the average electric field in the lateral direction for a MOSFET biased
in saturation exhibiting pinch-off is function of gate bias and not the drain bias. Although
for short length devices the assumption of pinch-off is not valid, as carriers achieve the satu-
ration velocity before the condition of pinch-off arises [39]. The equations discussed above
only give an approximate description of the drain current of a MOSFET biased in satura-
tion, but they are useful for qualitative understanding of the causes of non-linear behavior
of MOSFETs in saturation.
For a threshold voltage formulation, the above relations can be written as follows
Qn,avg =
CoxW (VG−VT H)
2
(54)
ξy,e f f =
∆
Le f f
=
VG−VT H
Le f f
(55)
and in the threshold voltage based formulation it is assumed that the source surface potential
above threshold is pinned, which is not the case in reality. In moderate inversion, the source
surface potential varies appreciably with the gate voltage (ψs ranges from 2φB to 2φB + nφt ,
where n ≈ 5-7 [31]) as shown in Fig. 39 below.
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Fig. 39. Surface potential ψs at the source end of channel as function of gate voltage ob-
tained by solving the surface potential equation
From the above figure it is easy to see that the mobile inversion charge (Qn,avg) in the
channel in moderate inversion varies non-linearly with the gate voltage.
B. Effective mobility in channel
The effective mobility in the channel is determined by vertical and lateral electric
fields in the channel of a MOSFET [31, 39, 40]. Vertical electric fields inside the channel
tend to push the carriers close to the interface resulting in scattering from the charges at the
surface boundary and surface roughness [40]. At high lateral electric fields, the scattering of
carriers by optical and short-wavelength acoustical phonons becomes significant eventually
resulting velocity saturation [39].
The degradation in the channel mobility due to vertical electric field is often modeled
using the following expression [40]
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µs =
µo
1+θξx,avg
=
µo
1+θ′(VG−ψstox )
(56)
For a threshold voltage based formulation the above equation can be written as
µs =
µo
1+θ′′(VG−VT Htox )
(57)
The mobility degradation due to the lateral electric field can be modeled by the relation
given below [17, 40],
µe f f =
µs
(1+( ξy,e f fξc )
v)
1
v
(58)
where ξc is the critical electric field defined as
ξc =
ϑsat
µs
(59)
In equation (59), v = 1 for holes and v = 2 for electrons [17, 40]. Fig. 40 given below
shows the plot of electron mobility as the function of the lateral electric field, for µs=500,
ϑsat=9x106 and ξc = 1.8x104. The degradation in carrier mobilities in the channel is func-
tion of vertical and lateral electric fields which are determined by gate bias and this implies
that the mobility of carriers in the channel is a non-linear function of gate bias.
C. Non-linearity of MOSFETs
Fig. 41 shows the plot of gm1 (first-derivative) and gm2 (second-derivative) and gm3
(third derivative) obtained from room-temperature IDS vs VGS data of 10µx180n n-channel
MOSFET. It can be seen from the data given in Fig. 41 that the non-linear behavior exhib-
ited by MOSFETs is more prominent in moderate inversion. This is because both mobile
inversion charge in the channel and effective mobility are non-linearly dependent on gate
47
Fig. 40. Plot of the effective mobility with varying electric field
Fig. 41. gm1, gm2 and gm3 for the IDS vs VGS data of 10µx180n n-channel MOSFET at
298K
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voltage in moderate inversion. For the purposes of linearity, gm3 (the third derivative of the
IDS vs VGS) is the important parameter of interest and the ratio gm1/gm3 is good metric [41]
for quantitative analysis of internal linearity of the MOSFET device. The larger the ratio,
the MOSFET is more linear.
D. Effect of temperature on vertical field mobility degradation
As we lower the temperature the MOSFETs the proximity of the mobile carriers to the
interface increases as shown in the Fig. 16 shown earlier. As a result, the carriers experience
increased scattering from surface charges and roughness causing increased mobility degra-
dation due to vertical electric field at low-temperatures. This can be observed from the plot
of vertical field degradation parameter vs temperature (Fig. 42). Vertical field degradation
parameters (θ” in equation (57)) and low field mobilities (µo) shown in Fig. 42 and Fig. 43
respectively, were extracted from the data obtained by characterizing n-channel MOSFETs
of different lengths using the method described in [33, 42].
Extraction of low field mobility and vertical field degradation parameter using the
method described in [42] does not give very accurate results that can be used for modeling
purposes [16] because of errors in estimating threshold voltage and inaccuracy in the as-
sumption that 1/µs varies linearly with vertical electric field at low-temperatures and high
electric fields [16]. However, the plots given above definitely capture the trend. Fig. 44
illustrates the effect of the increased mobility with increased vertical field degradation on
gm3 of a MOSFET. The figure shows the normalized gm3 for θ=0.2 and 0.8 µo=300 and
1200 cm2V−1sec−1. The curves shown in Fig. 44 were obtained using Brew’s charge-sheet
model and equation (56) was used for determining the carrier mobility.
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Fig. 42. Plot of vertical field degradation parameter θ” vs temperature
Fig. 43. Plot of low field mobility parameter µo vs temperature
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Fig. 44. Plot of normalized gm3 for θ=0.2 and 0.8 µo=300 and 1200 cm2V−1sec−1
E. Effect of temperature on lateral field mobility degradation
It is well known and as shown in Fig. 43, the low field mobility increases as the
temperature of the device is lowered [16, 17, 40]. Carrier mobility in the channel can be
modeled well by the following relation [17]
µs(T ) =
µo(Tr)( TTr )
−n1
1+θ(Tr)( TTr )
−n2ξx,avg
(60)
or
µs(T ) =
µo(Tr)( TTr )
−n1
1+θ(T )ξx,avg
(61)
Here Tr is the reference temperature (300 K), and the value of n1 lies in the range 1.5
to 1.8 [17]. From equation (61) and the data shown in Fig. 43, it can be inferred that
the mobility in the channel us improves by more than 200% at cryogenic temperatures.
However, as Chan et. al. have shown in their work, the carrier saturation velocity in the
channel is very weak function of temperature [18]. The saturation velocity of carriers in
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the channel is found to be process dependent and the improvement in saturation velocity of
carriers in channel in the temperature range of 90K to 100K is ≈ 10% [18]. As a result, the
critical electric field ξc (ϑsat/µs) reduces as we lower the temperature (Fig. 45).
Fig. 45. Electron drift velocity as a function of lateral electric field at different temperatures
As a result, the lateral field mobility degradation factor F (equation (62)) becomes a
stronger function of lateral electric field.
F = (1+(
ξy
ξc
)v)1/v (62)
The result of increased mobility degradation due to vertical electric field and lateral field
is that the linearity of MOSFETs in saturation reduces with reduction in temperature. The
effect of reduced critical electric field is shown in the Fig. 46, it compares the normalized
gm3 for µo=300 and 1200 cm2V−1sec−1 and ϑsat = 8× 106 and 8.8× 106 cm/sec and θ =
0.2.
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Fig. 46. Plot of normalized gm3 for µo=300 and 1200 cm2V−1sec−1 and ϑsat = 8×106 and
8.8×106 cm/sec
1. Results from the measurements
Fig. 47 and Fig. 48 show gm1/gm3 ratio for 10µx180n n-channel and p-channel
MOSFETs for different temperatures.
Fig. 47 and Fig. 48 illustrate that the linearity indeed gets worse in moderate and
strong inversion as we lower the temperature of the device. Comparing the ratio of gm1/gm3
for different temperatures with respect to gate voltage is not very useful, as the circuits are
not usually biased using constant gate voltages. A constant-gm bias is very popular method
for biasing MOSFETs in analog circuits where linearity is important. Fig. 49 and Fig.
50 given below show variation of gm1/gm3 with gm1 for the 10ux180n n-channel and p-
channel MOSFETs. The plots of gm1/gm3 vs gm1 also confirm that the linearity of the
MOSFETs degrades with reduction in temperature.
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Fig. 47. gm1/gm3 vs VGS, extracted from IDS vs VGS (VDS = 1.8 V, VBS = 0) data for 10µx180n
n-channel MOSFET
Fig. 48. gm1/gm3 vs VGS, extracted from IDS vs VGS (VDS = -1.8 V, VBS = 0) data for
10µx180n p-channel MOSFET
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Fig. 49. gm1/gm3 vs gm1, extracted from IDS vs VGS (VDS = 1.8 V, VBS = 0) data for
10µx180n n-channel MOSFET
Fig. 50. gm1/gm3 vs gm1, extracted from IDS vs VGS (VDS = -1.8 V, VBS = 0) data for
10µx180n p-channel MOSFET
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F. Drive currents
As discussed earlier, the current in the MOSFETs is dependent on the charge in the
channel Qi,avg and the drift velocity of the carriers (µe f f ξy,e f f ). However, once the lateral
field becomes greater than the critical field, the drift velocity of the carriers becomes inde-
pendent of the lateral electric field. Equation (48) becomes
ID = ϑsat ×Qinv (63)
or qualitatively, in threshold voltage formulation,
ID ∝ ϑsat ×Cox(VG−VT H)
As a consequence saturation transconductance gm1 (dID/dVG) of the device starts to satu-
rate. The phenomenon of lateral electric field becoming larger than critical field is common
in short-channel length devices. As discussed earlier reducing the temperature of a MOS-
FET causes the threshold voltage of a MOSFET to increase and the mobility of carriers to
increase. The effect of the former is to reduce the inversion charge in the channel and the
effect of latter is to increase the drift velocity of the carriers. Overall the increase in the
mobility of the carriers supersedes the effect of reduction in inversion charge [6], when the
temperature of a MOSFET is reduced. As a result the drive current of a MOSFET increases
on reducing its temperature. In short-channel length devices, however the improvement in
the drive capabilities of a MOSFET is not as significant as observed in a MOSFET with a
long-channel. This is due to the fact that saturation velocity of the carriers does not increase
significantly [18], this is illustrated by the tables VI and VII given below. Tables VI and
VII list the percentage increase in IDS,max(VGS=+/-1.8 V and VDS=+/-1.8 V) with respect to
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room-temperature IDS,max, for n-channel and p-channel MOSFETs at different temperatures.
TABLE VI. Percentage increase in the drive currents (IDS,max) of n-channel MOSFETs
Geometry 233 K (%) 133 K (%) 60 K (%)
10µx10µ 33.57 124.55 175.19
10µx2µ 14.15 66.38 85.38
10µx10µ 23.66 60.96 75.15
10µx600n 18.18 44.78 5.23
10µx250n 8.97 26.21 32.42
10µx220n 10.71 25.25 31.86
10µx180n 5.75 23.48 29.30
10µx10µ 32.26 120.18 180.03
600nx10µ 32.05 119.57 181.04
TABLE VII. Percentage increase in the drive currents (IDS,max) of n-channel MOSFETs
Geometry 233 K (%) 133 K (%) 60 K (%)
10ux10u 14.98 36.04 40.98
10ux10µ 10.08 25.65 32.10
10ux600n 11.50 24.77 30.45
10ux300n 8.49 18.5 22.38
10ux180n 5.35 12.17 15.08
600nx10u 15.08 41.11 45.05
420nx10u 16.02 44.83 51.22
220nx180n 6.67 17.39 22.25
As discussed above, the critical electric field drops with reducing temperature. An-
other consequence of the reduction in critical electric field is that the gate bias at which
the transconductance of the device saturates becomes smaller. This is illustrated by Fig.
51, which shows the transconductance gm1 of 10ux600n n-channel MOSFET at differ-
ent temperatures. The lower temperature transconductance (gm) curves saturate/roll-over
(due to parasitic drain and source resistances) at smaller gate voltages. After the transcon-
ductance saturates, the gain in the current does not increase with the gate bias as rapidly,
so it may be beneficial to scale the supply to a voltage reasonably close to transconduc-
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Fig. 51. 10µx600n saturation transconductances (gm1) at different temperatures
tance saturation/roll-over bias and trade-off improvements drive-currents for better reliabil-
ity [19].
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V. CONCLUSION
Low temperature characteristics of 14 different geometries of p-channel and n-channel
MOSFETs have been characterized and studied. All devices exhibited improvement in per-
formance in terms of inverse subthreshold slopes, mobilities, body-effect and drive currents.
In subthreshold, MOSFETs show non-idealities due to increased interface trap capacitance
at low temperature. This happens because the MOSFET gets exposed to high density of
interface traps that exist close to band-edges. The improvement in the drive currents of
long-channel length devices is significantly higher as compared to short-channel length de-
vices. The improvement in the drive currents for short-channel length devices is limited by
carrier saturation velocity, which is very weak function of temperature. The improvement
in saturation velocity of carriers is limited to10-20% in the temperature range of 60 K - 300
K. The low field mobility of carriers in the MOSFETs improves by more than 200%, as a
consequence the critical field in the MOSFET reduces by a factor of 2. The consequence
of that is the saturation transconductance of short-length devices start to roll-off at smaller
gate biases.
Another detrimental effect of reduced critical field is the degradation in the linearity
of MOSFETs. Due to increased vertical field mobility degradation, the linearity of the
long channel devices also degrades as we lower the temperature of operation. However
the impact of reducing critical field is much stronger than the impact of increased vertical
field mobility degradation, so the degradation of linearity in short-channel devices which
are more likely to be used in linearity critical RF applications, is much more pronounced.
At lower temperature, a wider energy-range in the bandgap is exposed to the device
Fermi-level, interface traps from a wider range of energy come into action, due to which
some devices show non-ideal characteristics in the subthreshold behavior.
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